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A 40-Gb/s Quarter-Rate SerDes Transmitter and
Receiver Chipset in 65-nm CMOS
Xuqiang Zheng, Chun Zhang, Member, IEEE, Fangxu Lv, Feng Zhao, Shuai Yuan,
Shigang Yue, Senior Member, IEEE, Ziqiang Wang, Fule Li, Zhihua Wang, Fellow, IEEE,
and Hanjun Jiang, Member, IEEE
Abstract— This paper presents a 40-Gb/s transmitter (TX)1
and receiver (RX) chipset for chip-to-chip communications in2
a 65-nm CMOS process. The TX implements a quarter-rate3
multi-multiplexer (MUX)-based four-tap feed-forward equal-4
izer (FFE), where a charge-sharing-effect elimination technique5
is introduced into the 4:1 MUX to optimize its jitter per-6
formance and power efficiency. The RX employs a two-stage7
continuous-time linear equalizer as the analog front end and8
integrates a low-cost sign-based zero-forcing engine relying on9
edge-data correlation to automatically adjust the tap weights of10
the TX-FFE. By embedding low-pass filters with an adaptively11
adjusting bandwidth into the data-sampling path and adopting12
high-linearity compensating phase interpolators, the clock data13
recovery achieves both high jitter tolerance and low jitter14
generation. The fabricated TX and RX chipset delivers 40-Gb/s15
PRBS data at BER < 10−12 over a channel with >16-dB loss at16
half-baud frequency, while consuming a total power of 370 mW.17
Index Terms— 4:1 multiplexer (MUX), 40 Gb/s, charge-18
sharing effect, clock data recovery (CDR), continuous-time linear19
equalizer (CTLE), edge-data correlation, feed-forward equal-20
izer (FFE), jitter suppression, jitter tolerance (JTOL), low-pass21
filters (LPFs), sign-based zero-forcing (S-ZF), transmitter (TX)22
and receiver (RX) chipset.23
I. INTRODUCTION24
THE exponential growth of cloud computing, social net-25 working, and multimedia sharing has led to an explosive26
bandwidth demand on data communication in both telecom-27
munication equipment and inter/intra data center [1], [2].28
To accommodate to this requirement, the data rate of29
the wireline serializer/deserializer (SerDes) transceiver has30
been continuously increased [3]–[5]. Currently, 25–28 Gb/s31
serial links approved by InfiniBand EDR, 32GFC, and32
CEI-28G have stepped into the period of industrial33
deployment [1], [3], [6]. The 38–64 Gb/s transceivers, which34
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will play a key role in the next-generation data rate sup- 35
ported by Ethernet 400GbE, InfiniBand HDR, and CEI-56G, 36
have attracted increasing attentions in the industry and 37
the academia [2], [4], [5], [7]–[11]. The main challenges in 38
designing such high-speed transceivers originate from the ever 39
decreased unit interval (UI) period, which not only poses 40
high bandwidth requests on the blocks located at the critical 41
path, but also makes the link timing budget extremely tight. 42
Moreover, advanced processes cannot completely solve these 43
problems, since the parasitic capacitances/resistances at the 44
high-speed outputs usually do not scale well with the technol- 45
ogy due to the bonding and/or electro-static discharge (ESD) 46
protection requirements. 47
The major difficulty in the transmitter (TX) design is 48
insufficient timing margin for the final-stage serialization. 49
To address this issue, traditional half-rate TXs often apply 50
extra delay matching buffers [10], [12] or phase calibration 51
loops [9], [13], [14] to guarantee an appropriate data selection 52
window. These techniques result in substantial power and area 53
overhead. An alternative solution is to replace the last three 54
2:1 multiplexers (MUXs) with a single 4:1 MUX [4], [11], 55
[15], [16]. The resulting quarter-rate serialization relaxes the 56
critical path timing margin to 3 UI, halves the maximum clock 57
speed, and saves considerable power. These benefits come with 58
the penalty of a doubled self-loading drain capacitance, which 59
dramatically degrades the bandwidth of the 4:1 MUX, hence 60
limiting its maximum operation speed. 61
The main challenge in designing high-speed clock data 62
recovery (CDR) is how to satisfy the bandwidth require- 63
ment while maintaining excellent jitter performance. In many 64
SerDes protocols, the CDR bandwidth grows linearly with 65
the data rate [2]. In a phase interpolator (PI)-based digital 66
CDR (preferred choice because of its robustness, portability, 67
and compactness), this requirement can be achieved by either 68
raising the update rate of the CDR logic or increasing the 69
data width of the CDR logic. The update rate is constrained 70
by the synthesized logic speed while the increased data width 71
directly increases the update step size and extends the loop 72
latency that are both prone to enlarge the dithering jitter [2]. 73
The CDR performance is also limited by the PI nonlinearity, 74
which not only deteriorates the uniformity of the phase steps 75
but also causes phase-spacing errors among the multi-phase 76
sampling clocks. The short UI makes the CDR design even 77
more challenging, since there is smaller margin left for the 78
sampling deviation, clock dithering, duty cycle distortion, and 79
quadrature phase errors [2], [5], [17]. 80
0018-9200 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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Fig. 1. Block diagram of the TX chip.
For serial links operating around tens of Gb/s, adaptive81
equalization has become a dominant option [18]–[20]. One82
common reason applicable to all data rates is that the prac-83
tical channel diversity and uncertainty make it difficult and84
unreliable to manually calibrate the equalization parameters.85
Another reason is that the channel loss variation becomes par-86
ticularly severe for data rates beyond 10 Gb/s. This is because87
the fast rolling-down channel profile makes the channel loss88
sensitive to manufacturing errors and ambient environment89
changes. For example, the insertion loss variation of a CAUI-490
compliant channel has been measured to exceed 1.9 dB over91
a temperature range from −5 to 75 °C at 14 GHz [21].92
To alleviate these difficulties and provide potential solutions93
for ultra-high-speed transceiver design, this paper presents a94
40-Gb/s quarter-rate SerDes TX and receiver (RX) chipset.95
The remainder of this paper is organized as follows. Section II96
describes the TX chip, mainly focusing on the improved97
4:1 MUX. Section III illustrates the RX chip, where the CDR98
performance is enhanced by introducing jitter-suppression99
filters and adopting high-linearity compensating PIs. In Sec-100
tion IV, a low-cost sign-based zero-forcing (S-ZF) adaptation101
algorithm relying on edge-data cross correlation is designed102
to achieve adaptive tap-weight adjustment for the TX-feed-103
forward equalizer (FFE). Section V gives the experimental104
results and performance comparison, and Section VI concludes105
this paper.106
II. TRANSMITTER CHIP107
A. Overall Architecture108
Fig. 1 shows the block diagram of the TX chip. It contains109
a multi-MUX-based four-tap FFE combiner, a latch array,110
an on-chip PRBS generator, and a clock bundle. The par-111
allel quarter-rate data D0〈n〉, D1〈n〉, D2〈n〉, and D3〈n〉 are112
generated by the on-chip PRBS generator, which are then113
interleavedly latched by the compact latch array to produce the114
16-path quarter-rate data for the following four 4:1 MUXs. The115
desired timing relationship (see the signal positions in the latch116
array), which enables each MUX to share the same timing117
margin, is satisfied by 90°-spaced quarter-rate clock relatching.118
The full-rate UI-spaced outputs of the 4:1 MUXs are first119
buffered by the pre-drivers and then sent to the four-tap FFE120
combiner. In the clock bundle, a clock conditioner is employed121
Fig. 2. Topology of the 4:1 MUX. (a) Conceptual schematic. (b) Timing
diagram.
to convert the incoming single-end half-rate clock into differ- 122
ential outputs, which are then fed into a divider (DIV2) to 123
generate the quart-rate I, Q clocks. After being transformed 124
into full swing by the CML2CMOS converters, these clocks 125
are further applied to four driving buffers and four pseudo- 126
AND2s to produce 50% and 25% duty cycle clocks for the 127
latch array and the 4:1 MUXs, respectively. 128
The main feature of the TX chip is the compact implemen- 129
tation of the multiple 4:1 MUX-based four-tap FFE, which 130
not only relaxes the stringent timing requirement of the final 131
serialization stage, but also provides a robust approach to 132
support a wide operation range. On the other hand, the dou- 133
bled self-drain capacitance in the 4:1 MUX significantly 134
reduces the bandwidth of the MUX, which is the key factor 135
that constrains the maximum operation speed. Additionally, 136
the output performance highly relies on the quality of the 137
multi-phase gating clocks. The remainder of this section will 138
focus on the enhancement of the 4:1 MUX, including topology 139
consideration, unit cell improvement, and clocking techniques. 140
B. Topology of the 4:1 MUX 141
Fig. 2(a) describes the conceptual schematic of the 142
4:1 MUX, which is composed of a pair of shunt-peaked 143
loads and four identical pull-down unit cells. These unit 144
cells are activated sequentially by the UI-spaced clocks 145
(CK0-90-180-270) to combine the four quarter-rate data 146
streams (D0-1-2-3) into one serial sequence (SDATA) [see 147
Fig. 2(b)]. Unlike the 4:1 MUXs presented in [4] and [11] 148
that combine both the ANDing operation and sampling oper- 149
ation into the pulling-down unit cell, the unit cell in this 150
design only performs the sampling operation while the ANDing 151
operation is carried out by the pseudo-AND2s in the clock 152
bundle (see Fig. 1). This splitting arrangement allows the four 153
4:1 MUXs in Fig. 1 to share one common ANDing stage, thus 154
exhibiting more potentials on power efficiency. 155
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Fig. 3. Traditional unit cell implementations for high-speed 4:1 MUX.
(a) Data-up structure. (b) Clock-up structure.
Fig. 4. Improved unit cell implementation. (a) Schematic details. (b) Swing
variations for different PVT corners.
C. Enhancement on the Unit Cell of the 4:1 MUX156
Fig. 3 shows the two widely used traditional unit cells157
for high-speed 4:1 MUX, where the current source transis-158
tors are eliminated to avoid stacked devices. In the data-159
up structure [11], [22] [see Fig. 3(a)], the output can be160
corrupted by the data transitions on other branches through the161
forward-coupling path from the data input to the output when162
the MUX is performing data selection on one branch [23].163
Fig. 3(b) shows the clock-up structure [1], [12], where the164
forward-coupling path is eliminated by moving the clocking165
pairs to the top. However, it suffers from severe charge-166
sharing effect between the outputs VOP/VON and junction167
nodes X/Y. Inspired by the voltage mode source-series ter-168
minated (SST) driver discussed in [24], we introduce a pair169
of pre-charging transistors PM1/PM2 into the pulling-down170
unit cell [see Fig. 4(a)]. The pre-charging PM1/PM2 and the171
data-gating NM1/NM2 actually constitute two inverters, which172
make nodes X/Y be always pre-driven to desired states, thus173
eliminating the charge-sharing effect. Compared to the SST174
implementation in [24], the improved 4:1 MUX exhibits more175
potentials on high-speed applications. This is because it can176
fully exploit the process potentials as its compact NMOS177
driving topology naturally features fast current switching178
speed and small parasitic capacitance. Additionally, the speed-179
constraining output capacitances, including self-drain load,180
routing wire, and far-end driving load, can be neutralized by181
adopting on-chip peaking inductors. In the rest of this part,182
we will discuss the adverse effect of the charge sharing in183
conventional clock-up structure and the favorable effect of the184
introduced pre-charging transistors.185
1) Charge-Sharing Effect in Conventional Clock-Up Struc-186
ture: The top row of the simulated waveforms in Fig. 5(a)187
and (b) demonstrates the two adverse effects of the charge188
sharing in the conventional clock-up structure [see Fig. 3(b)].189
Fig. 5. Effect of the introduced PM on (a) high-level glitches and (b) edge
transitions.
Fig. 6. Simulated eye-diagrams of the 4:1 MUX. (a) Without PM.
(b) With PM.
Assuming that the upcoming data D0P/D0N are logic 190
high/low, node Y is pre-discharged to the ground through 191
NM2, which helps to speed up the falling edge. The voltage of 192
node X depends on previous transmitted data. In case that the 193
previous D0N is logic low, node X should have been charged 194
to an allowed maximum value (VDD − VTHN) during the 195
selection-enabled period (high pulse duration of CK0), which 196
should maintain to the present instant since NM1 has always 197
been in cutoff state. Therefore, this will not cause prominent 198
charge-extraction effect, as node X has already been charged 199
to the allowed maximum value by the previous transmitted 200
bit. If the previous D0N is logic high, node X should keep 201
the ground voltage that is pulled down during the hold time 202
in previous bit period [i.e., Thold in Fig. 2(b)]. When the high 203
pulse of CK0 arrives, the capacitance at node X will extract 204
charge from the output, thus causing a remarkable glitch for 205
two consecutive output bits at high level or slowing down the 206
rising edge for a low-to-high transition, as shown in the top 207
row of Fig. 5(a) and (b), respectively. 208
2) Effect of the Introduced Pre-Charging Transistors: To 209
demonstrate the effect of the introduced pre-charging tran- 210
sistors PM1/PM2 shown in Fig. 4(a), we take PH0 branch 211
as an example to illustrate the operation process of the 212
proposed pull-down unit cell. When input data arrive, depend- 213
ing on D0N/D0P, nodes X/Y are either pre-charged to 214
VDD or pre-discharged to VSS by the two inverters consisting 215
of PM1/PM2 and NM1/NM2. This makes nodes X/Y always 216
in desired states, which are coincident with the output signal 217
levels. Then, NM3/NM4 are turned on to send D0N/D0P to 218
the MUX’s outputs as the high level of CK0 comes. After 219
a period of 1 UI, the pull-down path is switched off by the 220
falling edge of CK0 and the voltage level of nodes X/Y stays 221
unchanged until the next input data come. The main feature 222
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Fig. 7. Circuit details of the clocking blocks. (a) Clock conditioner.
(b) DIV2. (c) CML2CMOS. (d) Pseudo-AND2.
of this 4:1 MUX is its ability of eliminating the charge-223
sharing effect caused by parasitic capacitances at nodes X/Y,224
which brings in several benefits. First, the deterministic jitter225
and glitches caused by charge extraction can be remarkably226
mitigated [see the middle row in Fig. 5(a) and (b)]. The227
simulated eye-diagrams in Fig. 6 indicate that the inter-symbol228
interference (ISI) induced by charge sharing is reduced from229
1.6 to 0.3 ps and the voltage glitches are mostly removed.230
Moreover, the glitch elimination effectively improves the noise231
margin that allows a lower output swing to save power.232
Second, the elimination of the charge-sharing effect makes233
the capacitances at nodes X/Y less significant. Thus, large-234
size NM1/NM2 can be used to enhance the discharging235
capabilities. Note that the output swing is determined by236
the proportion of resistive load and equivalent resistance of237
stacked NM1/NM3 (NM2/NM4). For a fixed output swing,238
the big size of NM1/NM2 implies that NM3/NM4’s size239
can be reduced. The smaller size of NM3/NM4 helps to240
decrease the self-loading drain capacitances of the unit cells.241
Consequently, the bandwidth of the overall 4:1 MUX can be242
expanded. Fig. 4(b) gives the swing variation for different243
process, voltage, and temperature (PVT) corners, which can244
be controlled under 25%. By adopting a tunable resistor,245
it can be further reduced [4]. Third, the added transistors246
PM1/PM2 provide another path through NM3/NM4 to help to247
pull up the output, which can accelerate the rising transitions.248
D. Clocking Blocks for the 4:1 MUX249
As shown in Fig. 1 (bottom), the desired full swing clocks250
for the latch array and the 4:1 MUXs are produced by a clock251
bundle, where current mode logic (CML)-style circuits are252
employed in the clock conditioner and DIV2 to support the253
most high-speed operation (half-rate) while the CML2CMOS254
and pseudo-AND2 are implemented in a more power efficient255
CMOS style. Fig. 7 shows the implementation details of these256
building blocks. As shown in Fig. 7(a), the clock conditioner257
Fig. 8. Block diagram of the RX chip.
is composed of an ac-coupled S2D and two cascaded CML 258
buffers, where the former is used to convert the single-end 259
clock input into differential outputs and the latter is utilized to 260
further rectify the clock waveforms. For the DIV2, a traditional 261
inductorless CML latch shown in Fig. 7(b) is used to balance 262
the operation speed and layout compactness. Fig. 7(c) gives the 263
schematic details of the CML2CMOS, where an ac-coupled 264
inverter with a feedback resistor is utilized to convert the CML 265
voltage level to full swing CMOS logic. For the pseudo-AND2, 266
its function is to AND the two 50% duty cycle half-rate clocks 267
with 90° phase shift to generate the 25% duty cycle clocks 268
for the 4:1 MUXs. In this design, a pseudo-NAND2 associated 269
with a driving inverter [see Fig. 7(d)] is employed to perform 270
the ANDing operation [25]. In contrast to conventional NAND2, 271
this pseudo-NAND2 eliminates the pulling-up transistor PM1, 272
thus reducing the output capacitance. The similar circuit real- 273
izations of the pseudo-AND2 and the BUF (consisting of two 274
cascaded inverters) also mitigate the delay mismatch between 275
td1 and td2 (see Fig. 1), which helps to meet the stringent 276
timing constraints against PVT variations. 277
III. RECEIVER CHIP 278
A. Overall Architecture 279
The main task of the RX is to extract the transmitted data 280
from the received signal using appropriate equalization and 281
CDR techniques [26]–[29]. Fig. 8 shows the block diagram of 282
the RX chip. It consists of a two-stage continuous-time linear 283
equalizer (CTLE), a quarter-rate CDR, an FFE adaptation 284
unit, and some testing circuits for the recovered data and 285
clock measurements. The received signal is first equalized 286
by the CTLE and then sliced by eight data/edge samplers, 287
where the sampling clocks are generated by two quarter-rate 288
compensating PIs and the sampling positions are adjusted 289
by a CDR logic using bang–bang phase detectors (BBPDs). 290
In addition, a newly developed S-ZF algorithm along with 291
three 6-bit DACs is adopted to produce the bias voltages 292
for the TX-FFE. The rest of this section focuses on the 293
optimization techniques for the CDR, and the S-ZF algorithm 294
will be elaborated in Section IV. 295
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Fig. 9. Conventional BBPD-based CDR.
B. Challenges in Conventional BBPD-Based CDR296
Fig. 9 shows the conventional architecture of the297
BBPD-based CDR. Due to the nonlinear behavior and298
inevitable loop delay, the phase code applied to the PI usually299
exhibits steady-state oscillation, which brings in substantial300
deterministic jitter through rotating the PI. This effect can301
become more severe as the data rate increases, because the302
increased loop gain and the not-well-scaled loop latency are303
prone to cause a larger limit-cycle oscillation amplitude.304
To attenuate this amplitude, a split-path CDR/DFE architecture305
was proposed in [30], which employs a digital averaging306
technique to filter the phase code for the separate data-307
sampling clocks. This approach can effectively improve the308
jitter tolerance (JTOL) amplitude at high frequencies, but309
the inevitable delay added by the digital averaging block310
may make the sampling clocks drift away from the optimal311
positions, thus degrading the maximum tolerable amplitude at312
low frequencies.313
Another factor that limits the performance of the314
BBPD-based CDR is the nonlinearity of the phase-rotating315
PI, where both the differential nonlinearity (DNL) and integral316
nonlinearity (INL) can result in serious adverse effects on the317
overall CDR performance. Specifically, the DNL introduces318
a much larger phase jump than the ideal one, which can be319
directly converted into recovered clock jitter. The INL can320
make the data-sampling clocks drift away from their optimal321
decision points in quarter-rate architectures using multiple322
PIs [2].323
C. Improvement on CDR Architecture324
Fig. 10 shows the block diagram of the improved CDR.325
It employs separate PI1 and PI2 to produce the two sets326
of 45°-spaced clocks for the data sampling and edge sampling,327
where passive low-pass filters (LPFs) are introduced into the328
clock branch for the data sampling to provide extra jitter329
suppression on the data-sampling clocks. The bandwidth of330
these introduced LPFs is adaptively adjusted by the same331
DF〈2:0〉, which is the absolute value of the truncated frequency332
code generated by the frequency integrator in the digital loop333
filter. Particularly, the minimum bandwidth of the LPFs is334
about 4 MHz while the maximum one is around 50 MHz.335
In addition, a limiter is utilized to set the DF〈2:0〉 to its336
Fig. 10. Block diagram of the modified CDR architecture.
Fig. 11. Functional view of the introduced LPFs. (a) Principle of the BBPD.
(b) Linearized CDR model. (c) Jitter transfer functions.
maximum value when the frequency code goes too large. 337
In principle, a large frequency code indicates a continuous 338
phase slewing to accommodate to the accumulative jitter 339
tracking. Thus, a wide bandwidth is chosen to improve the 340
jitter tracking ability. On the contrary, a small frequency code 341
implies that there is little trackable jitter. Accordingly, a narrow 342
bandwidth is selected to suppress the high-frequency jitter. 343
The working principle of the BBPD is shown in Fig. 11(a). 344
Considering the fact that the data sampling occurring at the 345
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Fig. 12. Effect of the LPFs with a bandwidth of (a) 4 MHz, (b) 20 MHz,
(c) 50 MHz, and (d) adaptively adjusting.
center of the eye-diagram serves as a reference to judge346
whether the edge sampling is leading or lagging the input347
data transitions, there should be sufficient margin for the data348
sampling. Accordingly, the outputs of the data samplers show349
a fairly low sensitivity to phase errors in normal operating350
CDRs, which means that further jitter suppression on data-351
sampling clocks exhibits little effect on the loop parameters352
for jitter tracking. Leveraging this characteristic of the BBPD,353
we introduce LPFs into the data-sampling path to further354
filter the output jitter while keeping the loop parameters355
unchanged to satisfy the JTOL specification. Fig. 11(b) shows356
the small-signal model of the modified CDR, where the357
LPF located outside of the feedback loop is able to pro-358
vide additional jitter suppression for the data-sampling clocks359
[see Fig. 11(c)]. Therefore, the dithering jitter caused by360
the limit-cycle oscillation can be effectively attenuated. The361
noise sources are also shown in Fig. 11(b), including the362
input noise (SIN), quantization noise (SQBB) of the BBPD,363
truncation noise I (STF) due to finite resolution of the integral364
path, truncation noise II (STD) due to limited resolution of365
the IDAC, and nonlinearity noise (SPI1, SPI2) of the PIs.366
Fig. 11(c) shows the transfer function characteristics for these367
noise sources. It can be seen that the introduced LPFs can368
dramatically attenuate the remaining band-frequency and high-369
frequency components from STF and STD. The low-frequency370
components of SIN, SPI2, and SQBB can be further reduced by371
these LPFs when lower bandwidths are employed. In addition,372
the potential jitter peak can be suppressed to alleviate the jitter373
amplification problem.374
Note that the phase delay caused by the LPFs should be375
small enough to ensure that the data-sampling clocks stay in376
the vicinity of the optimal sampling point. Otherwise, the high-377
frequency jitter suppression could be overwhelmed by the378
delay-caused phase shift, thus deteriorating the overall CDR379
performance. Fig. 12 shows the filtering effect on the current380
Fig. 13. Properties of the adaptive-bandwidth jitter suppression.
mirror bias for 0°-phase and the jitter performance of the 381
data-sampling clock with different LPF bandwidths, where 382
the eye-diagrams are overlapped from 0.9 to 2.1 µs. These 383
simulations are performed under the condition that a 500-kHz 384
sinusoidal jitter with a 1 UI amplitude and a 5-ps peak-to-peak 385
random jitter are respectively injected into the input clock and 386
input data using PRBS7. For the simulated diagrams with the 387
bandwidth of 4 MHz in Fig. 12(a), the high-frequency ripples 388
on the bias can be significantly suppressed by the LPF. How- 389
ever, the dithering jitter of the data-sampling clock reaches 390
7.54 ps, which is much larger than that of the edge-sampling 391
clock without the LPF (3.04 ps). It means that the CDR 392
performance is actually deteriorated. This is mainly because 393
of the prominent phase shift caused by the LPF delay. As the 394
bandwidth increases, the delay-caused phase shift becomes 395
smaller, thus indicating a descending trend in dithering jitter of 396
the sampling clock [see Fig. 12(b) and (c)]. For the bandwidth 397
fixed at 50 MHz, the dithering jitter of the data-sampling 398
clock (2.66 ps) becomes smaller than that of the edge-sampling 399
clock (3.04 ps). This implies that the jitter optimization con- 400
tributed by the bias-ripple suppression overwhelms the delay- 401
caused phase shift. Based on the above-mentioned discussion, 402
it can be found that adopting a fixed bandwidth is inadvisable, 403
since the low bandwidth suffers from delay-caused phase shift 404
while the high bandwidth exhibits limited jitter suppression. 405
Fig. 12(d) shows the simulation results when utilizing the 406
proposed bandwidth-adaptively adjusting technique, where the 407
low dithering jitter is achieved by balancing the bias tracking 408
and ripple suppression. When the input pattern ranges from 409
PRBS7 to PRBS15, PRBS23, and PRBS31, the CDR exhibits 410
a similar balance between high-frequency ripple suppression 411
and low-frequency bias tracking but with a slightly increased 412
jitter due to the increased run length of "1s" or "0s". 413
To further explore the bandwidth-adaptively adjusting 414
process, Fig. 13 gives the transient simulation waveforms 415
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Fig. 14. Proposed compensating PI. (a) Quarter-rate 45°-spaced clock generation. (b) In-phase I, Q clock generation for the data sampling.
(c) 45° phase-shifted I, Q clock generation for the edge sampling.
Fig. 15. Phase transfer characteristics based on trigonometric-function
approximation.
using PRBS7. For the fast input jitter changing region (a jitter416
tracking region), a large frequency code is accumulated in the417
frequency integrator (see Fig. 10), thus a high bandwidth con-418
trol code DF〈2:0〉 for the LPFs can be obtained (see the bottom419
waveform in Fig. 13). As a result, the data-sampling clocks can420
tightly track the edge-sampling clocks to avoid data-sampling421
lagging. For the slow input jitter changing region (a jitter422
suppression region), the frequency code becomes small and423
so does the bandwidth control code DF〈2:0〉. Correspond-424
ingly, the bandwidth of the LPFs decreases, thus exhibiting425
prominent jitter suppression effect. Owing to the proposed426
adaptive bandwidth-adjusting scheme, the jitter suppression427
and jitter tracking can be automatically balanced in this CDR.428
Overall, this automatic bandwidth selection technique makes429
it possible to use a low bandwidth to significantly suppress430
the high-frequency jitter while exhibiting little effect on the431
low-frequency jitter tracking ability.432
D. Compensating PI433
Fig. 14(a) shows the widely used scheme for 45°-spaced434
clock generation, where two conventional PIs (PIA and435
PIB) with 1/2-quadrant-step spaced phase codes (PHA〈8:0〉436
and PHB〈8:0〉) are utilized to produce the two sets437
of 45°-spaced clocks (CKA0-90-180-270 and CKB45-135-438
225-315) [2], [12]. Their phase transfer characteristics based439
Fig. 16. Simulation results of the phase-compensating PI. (a) Simulated
phase transfer characteristics. (b) DNL performance. (c) INL performance.
on trigonometric-function approximation can be described by 440
the respective red dashed and blue dotted lines in Fig. 15. 441
When PIA rotates to point E and PIB rotates to point F, 442
the phase shift between them can reach a maximum of 8.1° 443
(or 0.09 UI). Since the edge-sampling clocks tightly track the 444
edge transitions in the received data stream, any phase-spacing 445
variation between the edge-sampling and data-sampling clocks 446
could make the data-sampling clocks drift away from the 447
expected decision point. Moreover, improving the PI resolution 448
cannot optimize this effect since fine step weights cannot 449
change the shape of the phase transfer characteristics. 450
To address these issues, we develop a phase-compensating 451
technique, which applies four time averaging (TA) 452
[see Fig. 14(b) and (c)] to further average the two sets 453
of 45°-spaced clocks. Specifically, the data-sampling 454
clocks (CK0-90-180-270) are obtained by averaging 455
CKA0-90-180-270 and CKB45-135-225-315, while the 456
edge-sampling clocks (CK45-135-225-315) are attained 457
by averaging CKA90-180-270-0 and CKB45-135-225-315. 458
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Fig. 17. Implemented equalization scheme with the proposed S-ZF algorithm.
Mathematic analysis shows that the phase transfer function of459
the proposed compensating PI is a combination of two arctan460
functions given in Fig. 15, where a more linear phase transfer461
curve with negligible phase deviations smaller than 0.17° can462
be achieved. In practical implementation (see the schematic463
details of PI and TA in Fig. 14), the linearity optimization464
is degraded by the transistors’ inherent nonlinearity and465
nonideal input clock waveform. Simulation results shown466
in Fig. 16 imply that the INL can be controlled below 2.5 LSB467
(or 1.8°), which is only a quarter of that of the conventional468
PI. The simulation also shows that the additional PI and TAs469
in each compensating PI consume around 10 mW.470
IV. CHANNEL EQUALIZATION471
The equalization scheme consisting of a TX-FFE and an472
RX-CTLE is utilized to compensate for the channel loss.473
As shown in Fig. 17, the RX-CTLE is manually calibrated474
while the tap weights of the TX-FFE are adaptively adjusted475
by an edge-data correlation-based S-ZF algorithm in the RX476
side. The digital tap weights generated by the S-ZF engine are477
first constrained by three range limiters and then applied to478
three 6-bit DACs to produce the bias voltages for the TX-FFE479
taps. These bias voltages are transferred to the TX through480
PCB traces. The TX-FFE is performed by a CML-based four-481
tap FFE combiner, where the tap weights are adjusted by482
changing the bias voltages of the current sources (see Fig. 1).483
The RX-CTLE schematic details and its frequency responses484
are described in Fig. 18.485
A. Previous Adaptation Algorithms486
According to different evaluation criteria [18]–[20],487
[31]–[34], previous adaptation algorithms for wireline com-488
munications can be mainly categorized into sign–sign least489
mean square (SS-LMS) [18]–[20], [31], ZF [32], [33], and490
maximum eye opening (MEO) [34]. A common drawback of491
these methods is that they need auxiliary circuits to extract the492
error information. Particularly, the SS-LMS algorithm requires493
additional samplers to detect the signed errors between the494
equalized and expected eye heights [18]–[20], [31]. The tra-495
ditional ZF necessitates an extra ADC to convert the equal-496
ized output voltages into digital codes [32], [33]. The MEO497
requests an even more complicated eye monitor, which usually498
incorporates threshold-adjusting samplers, phase-adjusting PIs, 499
micro-controller, and measurement software [34], to measure 500
the internal eye opening. These auxiliary circuits make these 501
methods less competitive for applications at tens of Gb/s due 502
to the following reasons: 1) maximum bandwidth deterioration 503
because their input capacitances are directly connected to the 504
critical signal path; 2) substantial power consumption as the 505
additional circuits usually operate at high speed; and 3) more 506
complicated layout placing and routing. 507
B. Edge-Data Correlation-Based S-ZF Adaptation Algorithm 508
To preclude the auxiliary circuits in previous adaptation 509
algorithms [18]–[20], [31]–[34], a low-cost S-ZF algorithm 510
utilizing edge-data cross correlation is developed. The target 511
is to force the cross correlation between the sign of the 512
edge-sampling error and received data to zero. The iterative 513
procedure of the TX-FFE tap weights is given by 514
αl(k + 1) = αl (k)− λ · sign[e(k)] · D(k − l) 515
(l = −1, 0, 1, 2) (1) 516
where αl(k) is the instant l-tap weight, sign[e(k)] represents 517
the sign of the edge-sampling error, D(k) denotes the recov- 518
ered data, and λ stands for the scale factor controlling the 519
adjustment rate and its value is usually much smaller than 1. 520
The sign of the edge-sampling error sign[e(k)] caused by the 521
ISI is directly mapped from the quantized edge sequence E(k), 522
and it is correlated with the data bit D(k − l) to produce the 523
product sign[e(k)] · D(k − l). The result is then integrated to 524
update the FFE tap weight αl (k). 525
The main feature of this approach is that it only involves 526
the existing quantized edge sequence E(k) and recovered data 527
sequence D(k). As a result, the essential auxiliary circuits, 528
such as samplers, ADCs, and PIs in previous adaptive equal- 529
izations [18], [19], [31]–[34], are removed, thus exhibiting 530
more potentials on operation speed and cost effectiveness. 531
C. Derivation of the Edge-Data Correlation-Based 532
S-ZF Adaptation 533
For a TX with l-tap UI-spaced FFE, the pre-distorted output 534
can be represented by 535
t (k) =
∑
l
αl I (k − l) (2) 536
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Fig. 18. RX-CTLE. (a) Schematic details. (b) Frequency responses for different control voltages.
Fig. 19. Block diagram of the edge-data correlation-based S-ZF adaptation algorithm.
where I (k) is the transmitting sequence, αl denotes the tap537
weight, and l is the tap index [34]. To make the analysis538
more compact, the cascaded passive channel and RX-CTLE539
are treated as a combined channel with a new pulse response540
of ck . By calculating the convolution of pre-distorted output541
t (k) and the channel pulse response ck , the received discrete-542
time sequence before binary quantization can be given by543
r(k) =
∑
l
αl
(∑
i
I (i)ck−l−i
)
. (3)544
According to the discussion in [35], the cross-correlation coef-545
ficient ρy,x(n) between the output signal y(m) and the input546
signal x(m) is exactly equal to the impulse response h(n).547
Applying this conclusion and replacing the recovered data548
sequence D(k) with the input sequence I (k), we attain the549
cross-correlation coefficient between the edge-sampling error550
sequence r(k + 0.5) and the recovered data sequence D(k)551
ρˆe,d (n) =
∑
l
αlcn−l+0.5. (4)552
The reason why I (k) can be considered equivalent to D(k) is553
because the bit error rate (BER) is usually quite low (<1e-12)554
for normal operation links.555
For an ideally equalized serial link, the edge-sampling error556
sequence is supposed to be a 0-sequence. Hence, all the cross-557
correlation coefficients should be zero. However, this needs558
infinite taps to cancel all the residual ISI. Considering the559
fact that the ISI tail decreases exponentially as the time goes 560
on, it is reasonable to assume that the ISI affects a finite 561
number of symbols and previous research has demonstrated 562
that equalizers with a specific number of taps can effectively 563
compensate for legacy channels [17], [19], [31], [34], [36]. 564
In principle, when the tap weights are adjusted close to 565
the targeted values, the resulting cross-correlation coefficient 566
ρˆe,d (n) should be forced toward zero. Taking the implemented 567
four-tap FFE in this design as an example, for a group of 568
proper tap weights, we have 569
ρˆe,d = Cα = 0 (5) 570
where 571
ρˆe,d = (ρˆe,d (−1), ρˆe,d(0), ρˆe,d (1), ρˆe,d (2))T 572
α = (α−1, α0, α1, α2)
T
573
C =
⎛
⎜⎜⎝
c0.5 c−0.5 c−1.5 c−2.5
c1.5 c0.5 c−0.5 c−1.5
c2.5 c1.5 c0.5 c−0.5
c3.5 c2.5 c1.5 c0.5
⎞
⎟⎟⎠. 574
To find the optimal TX-FFE tap weights, a recursive equation 575
is constructed as 576
α(k + 1) = α(k)− λCα(k) = α(k)− λρˆe,d(k). (6) 577
In each iteration, a small portion of the instant cross- 578
correlation coefficient vector λρˆe,d(k) is subtracted from the 579
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Fig. 20. CD. (a) Operation principle illustration. (b) Function table.
tap-weight vector α(k) to make it closer to the targeted value.580
For the convergence, mathematic analysis indicates that a suffi-581
cient condition is to keep the 1-norm of matrix I−λC smaller582
than 1 (i.e., the maximum absolute column sum is smaller583
than 1). For any bandwidth-limited channel, the transmitted584
symbol will spread over multiple symbols at the RX side,585
thus making the above conditions held. Consequently, a set of586
optimal tap weights of the TX-FFE can be obtained by the587
iterative (6). To handle unexpected divergence, range limiters588
are inserted between the S-ZF and DACs (see Fig. 17) to keep589
the control codes received by the DACs not larger (or smaller)590
than the specific maximum (or minimum) values.591
Taking sign[e(k)] as the binary quantization of the edge-592
sampling error, the cross correlation between the sign of the593
edge-sampling error and received data: sign[e(k)] · D(k − l)594
can be considered as an instant estimation of ρˆe,d (l). Hence,595
the final iterative equation presented in previous part can be596
obtained [refer to (1)].597
D. Implementation of the Edge-Data Correlation-Based S-ZF598
Fig. 19 shows the implementation of our S-ZF adaptation599
algorithm, which contains three identical paths to process600
the quantized data/edge sequences to produce the desired601
bias voltages for TX-FFE taps. Here, the main tap weight602
is pre-fixed to accelerate the convergence speed. In each603
path, the edge and data streams with proper time shift are604
applied to a correlation detector (CD) to generate the residual605
correlation ResCorl(n), which denotes sign[e(n)] · D(n − l)606
in (1). These parallel correlation coefficients are first summed607
and then fed into a 16-bit integrator to execute the iteration608
of (1), where λ is determined by the subsequent truncation609
operation. In this design, a set of consecutive 4-bit data/edge610
of the 1/16-rate demultiplexed data/edge are employed, which611
ensures that the data/edge information used for equalization612
adaptation comes from different samplers. This decentralized613
error collection method reduces the possibility of non-optimal614
adaptation caused by imperfections, such as fabrication mis-615
match, duty cycle distortion, and I, Q quadrature error. Fig. 20616
Fig. 21. Transistor-level simulation of the S-ZF adaptation. (a) Channel
frequency response. (b) Convergence process of the TX-FFE tap weights.
(c) Eye-diagram with zero TX-FFE tap weights. (d) Eye-diagram with
adaptively adjusted TX-FFE tap weights.
further details the operation principle and function table of 617
the CD. Clearly, if there is no transition [D(n) ⊕ D(n + 618
1) = 0], ResCorl(n) is assigned 0. In case of a data tran- 619
sition [D(n)⊕ D(n + 1) = 1], ResCorl(n) is assigned +1 or 620
−1 when the polarities of D(n − l) and E(n) are identical 621
[D(n − l)⊕ E(n) = 0] or opposite [D(n − l)⊕ E(n) = 1]. 622
Fig. 21 gives the transistor-level simulation results of the 623
serial link with the S-ZF adaptation, where the control voltage 624
of the RX-CTLE is pre-set to 700 mV, and the dispersive 625
channel is imitated by an LPF with a −15.9 dB loss at 20 GHz. 626
The channel frequency response and the eye-diagram after 627
the channel are shown in Fig. 21(a). Fig. 21(b) describes the 628
convergence process of the TX-FFE tap weights. Fig. 21(c) 629
and (d) shows the eye-diagrams (measured at the output of 630
the RX-CTLE) with zero and adaptively adjusted tap weights, 631
respectively. It can be easily seen that the developed S-ZF 632
adaptation algorithm can gradually tune the TX-FFE tap 633
weights to optimal values, which can effectively optimize the 634
eye opening and eyelid thickness. 635
V. EXPERIMENTAL RESULTS 636
The TX and RX chips are fabricated in a 65-nm CMOS 637
process. The chips are mounted on PCBs through wire bonding 638
and they are connected to the testing instruments via SMA 639
connectors and connection cables. Fig. 22 shows the micro- 640
graphs and power breakdown when applying a 1.2-V supply 641
at 40 Gb/s. The TX chip occupies an area of 0.6 mm2 and 642
consumes a total power of 145 mW with a 400-mV single- 643
end swing. The RX chip occupies 1.92 mm2 (including the 644
testing circuits) and dissipates 225-mW power (excluding the 645
testing circuits). 646
A. Transmitter Chip Measurement 647
The TX output is measured after a channel consisting of 648
a doubled bonding wire, a 4-cm PCB trace, and a 0.5-m 649
IE
E
E
 P
ro
o
f
ZHENG et al.: 40-Gb/s QUARTER-RATE SerDes TX AND RX CHIPSET IN 65-nm CMOS 11
Fig. 22. Micrographs and power breakdown of (a) TX chip and (b) RX chip.
Fig. 23. Measured output eye-diagrams of the TX at (a) 5 Gb/s with
over equalization, (b) 40 Gb/s without equalization, (c) 40 Gb/s with proper
equalization, and (d) 50 Gb/s with proper equalization.
connection cable. Fig. 23(a) shows the over-equalized eye-650
diagram at 5 Gb/s, where the four sub-levels are contributed651
by the four FFE taps. Fig. 23(b) and (c) gives the output eye-652
diagrams at 40 Gb/s before and after applying the four-tap653
FFE. Obviously, the FFE can significantly improve the eye654
opening. The eye height and eye width are optimized from655
140 mV and 0.45 UI to 180 mV and 0.68 UI, respectively.656
Meanwhile, the thickness of the eyelid is dramatically reduced657
from around 330 to 140 mV. Fig. 23(d) shows the properly658
Fig. 24. Measured output eye-diagrams with four separate eyes. (a) Clock
pattern. (b) PRBS pattern.
compensated eye-diagram at the maximum operation speed 659
of 50 Gb/s. Its eye height and eye width are 50 mV and 660
0.38 UI. Clearly, a wide operation range from 5 to 50 Gb/s is 661
achieved, which is mainly attributed to the multi-MUX-based 662
FFE implementation. Fig. 24 further shows the TX output 663
with four separate eyes. It can be seen that the horizontal 664
eye widths for both fixed clock and PRBS patterns are almost 665
identical, thus proving that the four sampling phases are 666
properly aligned. 667
B. Receiver Chip Measurement 668
The RX standalone measurement results are presented in 669
this part. Fig. 25(a) shows the eye-diagram of the 40-Gb/s 670
input data generated by an Anritsu MP1812A through com- 671
bining four 10-Gb/s PRBS7 sequences, where the single-end 672
eye height and eye width are around 360 mV and 0.71 UI. 673
Fig. 25(b) shows the eye-diagram of the 10-Gb/s recovered 674
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TABLE I
PERFORMANCE SUMMARY AND COMPARISON
Fig. 25. Measured eye-diagrams for (a) input data at 40 Gb/s, (b) recovered
data at 10 Gb/s, (c) recovered edge-sampling clock without LPFs at 5 GHz,
and (d) recovered data-sampling clock with LPFs at 5 GHz.
data with a total jitter of 12.73 ps. The eye-diagrams of the675
recovered clocks (divided by 2) for the edge sampling and676
data sampling are shown in Fig. 25(c) and (d), which reveal677
that the introduced LPFs can optimize the total jitter from678
11.48 to 7.66 ps. To demonstrate the effect of the LPFs with679
adaptively adjusting bandwidth, the jitter transfer (JTRAN)680
and JTOL curves are measured using a Tektronix BSA286C681
with a CDR block. The input peak-to-peak swing is tuned682
to 800 mV and the control voltage of the CTLE is manually683
set to 710 mV. The JTRAN curves in Fig. 26 illustrate that684
the bandwidth of the data-sampling path depending on the685
LPFs is 4 MHz, which is much smaller than 18 MHz for686
the edge-sampling path determined by the loop parameters.687
The measured JTOL in Fig. 26 indicates that the embedded688
LPFs result in a significant dip attenuation around the corner689
frequency and improve the JTOL amplitudes apparently at690
Fig. 26. Measured JTRAN and JTOL with PRBS7 at 28 Gb/s.
high jitter frequencies. Meanwhile, the adaptively adjusting 691
bandwidth of the LPFs makes them exhibit little effect on the 692
phase-tracking slew rate at low jitter frequencies. Additionally, 693
the corner frequency of the JTOL is about 20 MHz, which is 694
much larger than the JTRAN bandwidth of 4 MHz. 695
C. Adaptive Equalization Validation 696
To demonstrate the effectiveness of the developed edge- 697
data cross correlation-based S-ZF algorithm, a chip-to-chip 698
interconnect is constructed, as shown in Fig. 27(a). The outputs 699
of the TX chip and the inputs of the RX chip are separately 700
wire bonded to the two terminals of a 12-cm PCB channel. 701
An auxiliary PCB with a TX chip bonding to a replica 702
channel is manufactured to measure the far-end eye-diagrams. 703
Fig. 27(b) shows the frequency response of the PCB channel, 704
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Fig. 27. Constructed chip-to-chip interconnect. (a) PCB photograph.
(b) Channel frequency response.
Fig. 28. Adaptively adjusted bias voltages of the TX-FFE with different
RX-CTLE control voltages.
where the channel loss at the half-baud frequency is over705
16 dB. Fig. 28 shows the adaptively adjusted bias voltages706
of the TX-FFE taps as the control voltage of the RX-CTLE707
changes from 900 to 615 mV [see the corresponding equaliza-708
tion abilities in Fig. 18(b)] when operating at 40 Gb/s. Fig. 29709
shows the far-end eye-diagrams under the bias conditions of710
A, B, D, and F shown in Fig. 28. As the control voltage of711
the RX-CTLE is decreased (i.e., improving the high-frequency712
peaking ability of the RX-CTLE), the TX-FFE bias voltages713
are adjusted accordingly to decrease the equalization capability714
Fig. 29. Measured far-end eye-diagrams for (a) bias condition A, (b) bias
condition B, (c) bias condition D, and (d) bias condition F shown in Fig. 28.
Fig. 30. Measured bathtub curves under different bias conditions shown
in Fig. 28.
of the TX-FFE, thus maintaining the frequency response of 715
the combined TX-FFE, RX-CTLE, and transmission channel 716
close to a flat profile. By detecting the BER while adjusting 717
the sampling positions, the bathtub diagram can be obtained. 718
Fig. 30 shows the measured bathtub curves under the bias 719
conditions of A, C, and F described in Fig. 28. For the 720
balanced equalization coefficient allocation under bias condi- 721
tion C, the horizontal eye opening at BER = 1e-12 achieves 722
0.51 UI, which is much better than those measured under 723
bias condition A (0.30 UI) and bias condition F (0.35 UI). 724
This proves that a combination scheme of the TX-FFE and 725
RX-CTLE is a good choice for the equalization of the 40-Gb/s 726
link. 727
D. Performance Summary and Comparison 728
The performance summary and comparison with previous 729
studies are given in Table I. The results indicate that the TX 730
chip achieves good jitter performance and power efficiency, 731
even in comparison with the TX embedding LC-delay-based 732
FFE [4] and the standalone CML-based FFE combiner [20]. 733
This is mainly because of the proposed high-speed 4:1 MUX 734
IE
E
E
 P
ro
o
f
14 IEEE JOURNAL OF SOLID-STATE CIRCUITS
and the compact interleaved-latching scheme. For the RX,735
the maximum tolerable amplitude of sinusoidal jitter at high736
frequency outperforms the other two, owing to the introduced737
LPFs and the developed compensating PI. By removing the738
auxiliary circuits for error information extraction, the proposed739
edge-data correlation-based S-ZF algorithm not only avoids740
introducing the capacitance overhead to the critical path, but741
also helps to optimize the power efficiency.742
VI. CONCLUSION743
This paper implements a 40-Gb/s TX and RX chipset744
over a >16-dB loss PCB channel using a 65-nm CMOS745
process. The TX utilizes a bandwidth-enhanced 4:1 MUX746
and an interleaved-retiming latch array to obtain wide oper-747
ation range, high power efficiency, and small area occupa-748
tion. By introducing bandwidth-adaptively adjusting LPFs into749
the clock path for data sampling, the CDR achieves high750
performance on both low-frequency jitter tracking and high-751
frequency jitter suppression. To further improve the CDR per-752
formance, a TA-based compensating PI is designed to optimize753
the phase-step uniformity and reduce the phase-spacing shift754
between edge-sampling and data-sampling clocks. A combined755
TX-FFE and RX-CTLE is employed to compensate for the756
channel loss, where a low-cost edge-data correlation-based757
S-ZF adaptation algorithm is proposed to automatically adjust758
the TX-FFE’s tap weights.759
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